



International Conference on Inter Disciplinary Research in Engineering and Technology
[ICIDRET]

ISBN	978-81-929742-5-5
Website	www.icidret.in
Received	14 - February - 2015
Article ID	ICIDRET034

Vol	I
eMail	icidret@asdf.res.in
Accepted	25 - March - 2015
eAID	ICIDRET.2015.034

Digital Multiplier to Multiply Special Integers using ancient Vedic Mathematics

Angshuman Khan¹, Souvik Saha², Asmita Chakraborty³, Rupayan Das⁴

¹²³Department of Electronics & Communication Engineering

⁴Department of Computer science & Engineering

University of Engineering & Management, Jaipur
Rajasthan-303807, India

Abstract–Multiplier is the basic key of most of the high performance and complex systems like Digital Signal Processors, Microprocessors, and Filters etc. Multiplier design using ancient Vedic mathematics is recent trends of the designers. Recently proposed digital multiplier using the popular sutra “Ekanyunena Purvena” of Vedic mathematics has been analysed in this paper in details. This article clearly demonstrates the detailed architectural diagram, and simulation report of the digital multiplier. The proposed design has been compared with others multipliers and better one has been proposed.

Keywords: Digital Multiplier, Vedic Mathematics, Ekanyunena Purvena

I INTRODUCTION

The key hardware blocks of almost every high performance systems like digital signal processor, FIR filters, and microprocessors is a multiplier. System performance is greatly influenced by the efficiency of its multiplier. The high speed, simple multiplier design using ancient Vedic mathematics is a recent trend in engineering. The ancient Vedic mathematics has been imported from four Vedas. The word ‘Vedic’ comes from them other word ‘Veda’, means collections of knowledge. Jagadguru Shankaracharya Bharati Krsna Teerthaji Maharaja(1884-1960) reconstructed Vedic mathematics from Vedas [1]. It is based on sixteen formulae (sutras). One of the popular sutra in Vedic mathematics is “Ekanyunena Purvena”. The recently proposed digital multiplier [2] using Vedic mathematics is the experimental object in this paper. It is a great competitor of popular existing multipliers[3]-[11] like Array multiplier [4], Urdhava multiplier [5], and ROM based multiplier [6]. The detailed architectural design, simulation report, comparison with exiting work, and future scopes of newly proposed digital multiplier [2]are successfully presented in this article. This paper has been arranged as follows. Section II introduces Vedic mathematics, whereas next section discusses about existing works and clearly mentioned about recently proposed digital multiplier [2]. Section IV gives the detailed architectural design of proposed work. The simulation report is attached in section V. Section VI compares the proposed work with existing works. Section VII concludes the work and discusses about future scope.

II VEDIC MATHEMATICS

Vedic mathematics is the part of ‘Sthapatya-veda’ which is also part of four ‘Vedas’. The ‘Sthapatya-veda’ is an Upa-Veda (supplement) of ‘Atharva-veda’. The Vedic mathematics was reconstructed by Shankaracharya BharatiKrishna Teerthaji Maharaja (1884-1960) [1]. After continuous research and development in ‘Atharva-veda’,swamiji developed 16 formulae and 13 sub-formulae also termed as Sutras and Upa-sutras respectively. The main plat form of ancient mathematical system is nothing but the 16 Vedic formulae, which shows the simple and logical ways of solving problem. The natural ways and the simplicity of solving any type mathematical problems of each mathematical domain increase the acceptance and beauty of Vedic mathematics. Among the all sutras, “Ekanyunena Purvena”,

This paper is prepared exclusively for International Conference on Inter Disciplinary Research in Engineering and Technology [ICIDRET]which is published by ASDF International, Registered in London, United Kingdom. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honoured. For all other uses, contact the owner/author(s). Copyright Holder can be reached at copy@asdf.international for distribution.

2015 © Reserved by ASDF.international

Cite this article as: Angshuman Khan, Souvik Saha, Asmita Chakraborty, Rupayan Das. “Digital Multiplier to Multiply Special Integers using ancient Vedic Mathematics.” *International Conference on Inter Disciplinary Research in Engineering and Technology* (2015): 209-213. Print.

is very famous. This sutra says the procedure of multiplications as 'One less than the previous' or 'One less than the one before'. This sutra is nothing but a remark of "Nikhilam Navatashcaramam Dashatah". This sutra is used to multiply one integer by 9 or array of 9. The procedure of multiplication using "Ekanyunena Purvena" is discussed step by step below:

- a. Left hand side digit is multiplicand. Deduct 1 from the left hand side digit or deduct 1 from multiplicand. It produces present left hand side digit.
- b. The right hand side digit is multiplier. Make the difference between the multiplier and present left hand side digit.
- c. Just write the two numbers side by side.

Let us discuss with some examples.

Example 1: 5×9

L.H.S=5(Multiplicand) & R. H. S. = 9(Multiplier)

Step (a) gives $5 - 1 = 4$ (Present L.H.S. Digit)

Step (b) gives $9 - 4 = 5$ (Present R.H.S. Digit)

Step (c) The answer is: 45

Example 2: 11×99

L.H.S=11(Multiplicand) & R. H. S. = 99(Multiplier)

Step (a) gives $11 - 1 = 10$ (Present L.H.S. Digit)

Step (b) gives $99 - 10 = 89$ (Present R.H.S. Digit)

Step (c) The answer is: 1089

Example 3: 125×999

L.H.S=125(Multiplicand) & R. H. S. = 999(Multiplier)

Step (a) gives $125 - 1 = 124$ (Present L.H.S. Digit)

Step (b) gives $999 - 124 = 875$ (Present R.H.S. Digit)

Step (c) The answer is: 124875

III EXISTING WORK

There are many conventional design techniques of multiplier like array multiplier [4], Urtharba multiplier[5], ROM based multiplier [6] etc., but the newly proposed design techniques is novel. This paper elaborated the design idea of recently proposed Vedic multiplier [2]. This is very helpful for multiplication where the multiplicand is any integer and multiplier is 9 or array of 9 (as for example 99,999,999 etc.). Simple algorithm, flow chart, core architecture, mathematical expression etc. already exists for newly proposed multiplier.

IV PROPOSED WORK

Newly proposed digital multiplier [2] concept has been elaborated in this paper. The detailed architecture, simulation report, RTL schematic, Logic schematic, Device utilization summary, comparison with existing multipliers in terms of delay and simplicity with future scopes have been proposed in this article. The detailed architecture for 4 bits digit is shown in Fig. 1, where A is multiplicand and B is multiplier. The leftmost subtractor subtracts '0001' from 'A'. The right most subtractor subtracts the subtractor1's output from 'B'. The results of two multipliers fed into array of resistors as shown in Fig. 1. The resistors save the results and give the output. The proposed multiplier's architecture is tested and verified using the tool 'Xilinx ISE14.2' [12]. The RTL schematic diagram of proposed digital multiplier circuit looks like the Fig. 2. The Expanded RTL schematic of this Vedic multiplier is shown in Fig. 3. The multiplier architecture using block diagram is shown in Fig. 4. The technological schematic of the multiplier in Xilinx ISE14.2 is shown in Fig. 5.

V SIMULATION REPORT

The proposed multiplier has been tested and verified in Xilinx ISE14.2 software tool. The snap shot for multiplicand and multiplier, with result shown in Fig. 6; hence it indicates that the multiplier has been run successfully. Fig. 7 shows the details project status report of the multiplier during the simulation.




Figure 1. Architecture of multiplier for 4 bits




Figure 2. RTL schematic diagram of proposed multiplier




Figure 3. Expanded RTL schematic of multiplier




Figure 4. Block diagram of proposed multiplier




Figure 5. Technological Schematic diagram




Figure 6. Simulation report

Multiplier 4bit Project Status (02/02/2015 - 23:03:15)			
Project File:	multiplier1.xise	Parser Errors:	No Errors
Module Name:	subtractor_4bit	Implementation State:	Translated
Target Device:	xc6vcx75t-2ff484	Errors:	No Errors
Product Version:	ISE 14.2	Warnings:	No Warnings
Design Goal:	Balanced	Routing Results:	
Design Strategy:	Xilinx Default (unlocked)	Timing Constraints:	
Environment:	System Settings	Final Timing Score:	

Figure 7. Project status report of proposed multiplier

VI COMPARISON WITH EXISTING WORK

The design approach of Vedic multiplier using the sutra “Ekanyunena Purvena” has been done successfully in this paper. The architecture of multiplier design has been simulated nicely. Simulation result has been seen and the calculated delay from the simulation result has been compared to other existing techniques. The device utilization summary and comparative delay study of different multipliers with respect to proposed multiplier has been shown in Fig. 8 and Fig. 9 respectively.

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice LUTs	6	46560	0%
Number of fully used LUT-FF pairs	0	6	0%
Number of bonded IOBs	13	240	5%

Figure 8. Device utilization summary




Figure 9. Bar graph of delays of different multiplier

VII CONCLUSION AND FUTURE SCOPE

In this paper the approach has been simulated using the popular tool Xilinx ISE14.2 and the speed & performance of the circuit has been tested as well. This design indicates a high efficient design approach of Vedic multiplier. The computational path delay for 4×4 bit Vedic digital multiplier is 1.605 ns. It is observed that this multiplier is much more simple and efficient than others multiplier. The natural and quick method of Vedic multiplication makes this method easier. The simplicity & novelty of this work differentiate it from the other approaches. The hardware implementation is necessary for real time application. In future the approach may be used in the other sutras or sub sutras of Vedic mathematics to design the quick multiplier. The digital design may be transferred to VLSI technology for better performance.

REFERENCES

- [1] Jagadguru Swami Sri BharatiKrsnaTirthaji maharaja, "Vedic Mathematics or Sixteen Simple Mathematical Formulae from the Vedas," MotilalBanarsidass, Delhi, Varanasi, Ptna, 1st edition, 1965.
- [2] Angshuman Khan, Rupayan Das, "Novel approach of Multiplier design using ancient Vedic Mathematics," Advances in Intelligent Systems and Computing (340), Information System Design and Intelligent Applications, Proceedings of Second International Conference INDIA2015, Verlag: Springer India, vol. 2, DOI: 10.1007/987-81-322-2247-7_28, pp. 265-272.
- [3] PrabirSaha, Arindam Banerjee, Partha Bhattacharyya, AnupDandapat, "Improved matrix multiplier design for high speed signalprocessing applications," IET Circuits Devices Syst., 2014, Vol. 8, Iss. 1, pp. 27-37, doi: 10.1049/iet-cds.2013.0117.
- [4] K. K. Parhi, "VLSI digital processing systems design and implementation," John Willy & Sons, 1999.
- [5] Harpreet Singh Dhillon and AbhijitMitra, "A Reduced-Bit Multiplication Algorithm for Digital Arithmetic," World Academy of Science, Engineering and Technology, International Science Index, vol. 2, no. 7, pp. 650-655, 2008.
- [6] C. Sheshavali, K. Niranjana Kumar, "Design and Implementation of vedic Multiplier," IJERD, vol. 8, Issue-6, pp. 23-28, 2013.
- [7] Ramachandran S., Kirti. S. Pande, "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture," IJCER, vol.-2, Issue No. 3, pp. 697-703, 2012.
- [8] Poornima M, Shivraj Kumar Patil, Shridhar K P, Sanjay H, "Implementation of Multiplier using Vedic Algorithm," IJITEE, vol. 2, Issue 6, pp. 219-223, May 2013.
- [9] G. ganesh Kumar, V. Charishma, "Design of High Speed Vedic Multiplier using vedic Mathematics Techniques," IJSRP, vol. -2, Issue 3, pp. 1-5, March 2012.
- [10] P. Saha, A. Banerjee, A. Dandapat, P. Bhattacharyya, "ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics," Microelectron. J (2011), doi:10.1016/j.mejo.2011.09.001.
- [11] P. Saha et. al., "Vedic mathematics based 32 bit multiplier design for high speed low power processors," IJSSIS, vol. 4, No.-2, pp. 268-284, June 2011.
- [12] www.xilinx.com